This paper proposes a novel dependable SRAM with 7T/14T memory cells, and introduces a new concept, "quality of a bit (QoB)" for it. The proposed SRAM has three modes: a normal mode, highspeed mode, and dependable mode, and dynamically scales its reliability, power and speed by combining two memory cells for one-bit information (i.e. 14 T/bit). By carrying out Monte Carlo simulation in a 65-nm process technology, the minimum voltages in read and write operations are improved by 0.21 V and 0.26 V, respectively, with a bit error rate of 10 −8 kept. In addition, we confirm that the dependable mode achieves a lower bit error rate than the error correction code (ECC) and multi module redundancy (MMR). Furthermore, we propose a new memory array structure to avoid the half-selection problem in a write operation. The respective cell area overheads in the normal mode are 26% and 11% in the cases where additional transistors are pMOSes and nMOSes, compared to the conventional 6T memory cell. key words: SRAM, dependability, quality of a bit
Introduction
As silicon LSIs support massive infrastructure in society, we have paid attention to dependable computing systems. However, the advanced process technology tends to cause accidental errors like a soft error and negative bias temperature instability (NBTI), more frequently. In addition, there might be some errors left in a design, manufacturing, or test phase. It is supposed to be almost impossible to perfectly eliminate these human-induced errors in a future complicated LSI. That is, a product will be shipped with some errors, and accidentally malfunction. We no longer expect error-free LSIs with sufficient operating margins.
Since reliability is varied with operating conditions (speed, supply voltage, temperature, and even altitude corresponding to a soft error), it is desirable to dynamically improve the reliability on worse conditions. Furthermore, required reliability depends on application software, which indicates that the reliability should be changed in accordance with an application.
Considering this background, we propose an SRAM that can dynamically control its reliability and speed. SRAM has recently dominated operating margins of a chip due to a large number of transistors [1] - [7] . Namely, the proposed SRAM can change quality of its information, in Manuscript received August 18, 2008 . Manuscript revised November 15, 2008 . † The authors are with Kobe University, Kobe-shi, 657-8501 Japan.
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terms of reliability, speed, and/or power.
In the next section, we mention the overview of proposed SRAM. In Sect. 3, we propose a novel 7T memory cells that can dynamically improve the quality of information, and we introduce a new concept called "quality of a bit" (QoB). In Sect. 4, we discuss the reliability of the proposed memory cell, from viewpoints of bitline delay time and bit error rates. In Sect. 5, we describe a new memory cell array structure to avoid the half-selection problem in a write operation. Section 6 exhibits measurement results. The final section summarizes this paper.
Dependable SRAM: Overview
Operating conditions affect reliability of an SRAM, while the reliability depends on application software that uses the SRAM. For example, an encryption program and a screen saver program demand different levels of reliability. This means that the reliability is changed by the operating conditions, and is dependent on the application.
On the other hand, in order to save a power of an SoC, dynamic voltage and frequency scaling (DVFS) that adaptively controls an operating frequency and supply voltage has been implemented [8] . However, an SRAM might not work correctly in a lower operating voltage, because operating margins of memory cells are degraded due to thresholdvoltage variation of MOSFETs as a fabrication technology is scaled down. Therefore, at the lower voltage, it is necessary to keep the reliability.
In our proposed SRAM, the reliability of an SRAM can be dynamically changed on a block-by-block basis, as illustrated in Fig. 1 . In the normal-dependability blocks (Blocks 0-3), assignment is as usual as one memory cell has one bit. On the other hand, in the high-dependability blocks (Blocks 4 and 5), one-bit information is stored in two memory cells by combining a pair of memory cells. This mechanism realizes the high dependability, while the memory capacity becomes a half in the high-dependability blocks.
This dynamic switching between the typical dependability and high dependability opens up new resource allocation in an SRAM. For instance, an operating system (OS) or firmware can allocate an encryption program to the high-dependability block. An application software can also change the reliability of its data by a system call. Encryption data or personal information should be in the highdependability block. If memory utilization of programs and data is 50% or less, the high-dependability mode can be aggressively exploited by the OS or firmware, without the memory-capacity overhead. A small code with small data always runs in the high-dependability mode.
In the next section, we explain how to achieve the proposed dependable SRAM on a circuit level. = "L") in write and read operations. We call this conventional scheme "a 1-MC mode." As well, we can set both WL[0] and WL [1] to "H" at the same time, in which case, we can write a same datum to the two memory cells (2-MC mode). After that, a larger cell current can be obtained in read operation by enabling the two wordlines. This means that we can trade off the speed against the cell area. Figure 3 shows the distributions of cell currents in the 1-MC and 2-MC modes. The worst case cell current in the 2-MC mode is increased by 133%. Statistically, it is very unlikely that a pair of memory cell is both the worst case. This is the reason why the cell current is more than double. In other words, a local variation (random variation) is suppressed by combining a pair of memory cells. The 2-MC mode achieves a faster access time in the read operation.
Another merit in the 2-MC mode is a self-recovery effect. In the 1-MC mode, if a memory cell has a large variation and is not marginal (bad cell), datum stored in it is sometimes flipped in read operation [4] . On the other hand, in the 2-MC mode, the datum in the bad cell is recovered by another good cell in a pair with a high probability since the existing probability of the bad cell is far lower than that of the good cell in general use. Figure 4 (a) illustrates the self-recovery effect in the 2-MC mode. Even if the bad cell is not marginal and is once flipped, the storage data is sustained after all, and can be properly read out.
However, note that the self recovery takes long time in the 2-MC mode comprised of the conventional 6T memory cells, because the internal nodes in the bad cell are slowly recovered by the good cell through the two access transistors and bitline. After the voltage difference opens significantly between the differential bitlines, the self recovery takes place. This infers that the cycle time becomes slow for the proper operation. In addition, if wordline pulse width is not sufficient for the self recovery, the datum in the bad cell is turned out flipped as shown in Fig. 4(b) . This means that it is difficult to set the wordline pulse width considering the time of the self recovery. In the next subsection, we proposed a novel memory cell, in which the internal nodes are directly connected with additional transistors.
Dependable 7T/14T Memory Cell
The proposed 7T memory cells are shown in Figs pair of memory cells ("N00 and N10," "N01 and N11"), respectively. Hereafter, we name these memory cells, 7TN cell and 7TP cell. Compared with the conventional 6T memory cell, the respective area overheads are 26% and 11%, in the case of the logic design rule. A pair of 7TNs is 14TN, and a pair of 7TPs is 14TP, which are for the high-speed and dependable modes. The proposed 7T/14T memory cells have three modes shown in Table 1 .
• Normal mode (7T); the additional transistors are turned off (CTRL = "L" or /CTRL = "H"), and the 7T cell acts as the conventional 6T cell.
• High-speed mode (14T); the additional transistors are turned on (CTRL = "H" or /CTRL = "L"), and the internal nodes are shared by the memory cell pair. Both WL[0] and WL [1] are driven, which enables faster In the normal mode, one-bit datum is stored in one memory cell, which is the most area-efficient. In the highspeed mode and dependable mode, one-bit datum is stored in two memory cells although the quality of the information is different from the normal mode. The "higher-speed" or "more dependable" information can be obtained. We call this concept "quality of a bit (QoB)." The quality of the information is scalable in our proposed memory cell [9] .
There are other high-reliable techniques using some area overhead: the error correction code (ECC) and the multi module redundancy (MMR). However, the ECC degrades an access time, and does not have the scalability of dependability. The reliability is always fixed. Moreover, the both ECC and MMR have to pay power overhead. In Sect. 4.4, the comparison of reliability among the proposed 7T/14T cell, ECC and MMR are discussed in detail.
Comparison between Conventional 6T Cell and Proposed 7T/14T Memory Cell
In this section, we discuss the quality of our proposed memory cells from view points of a speed and bit error rates in read, write operations and retention.
Bitline Delay
As shown in Fig. 3 , the worst case cell current is increased more than double by asserting the both WL[0] and WL [1] . Fig. 7 compares the worst-case bitline delays (SS corner, VDD = 1.0 V, 125
• C) in the read operation. In the comparison, the bitline length and the number of memory cells on the bitline are the same for the 7TP and 14TP cells (the memory capacity of the 14TP cells becomes a half of the 7TP cells). The bitline delay is defined as a period from a time at which a WL rises to VDD/2 to a time at which a differential voltage between BL and /BL is expanded to 100 mV. The worst-case bitline delay time is improved by 53% in the high-speed mode. Furthermore, the high-speed mode has higher tolerance of bitline leakage, thanks to the on current improvement. The ratio of the cell current versus bitline leakages is increased [3] - [5] . Figure 8 shows comparisons of static noise margins (SNMs) and write trip points (WTPs) [10] , [11] in the 7TP and 14TP cells, under the typical conditions. The number of Monte Carlo simulation samples is 2,000. The SNMs of the 14TP cells are simulated with the dependable mode, and the WTPs of it are simulated with the high-speed mode. The 14TP cell achieves larger SNM and WTP by 40 mV and 60 mV, respectively. Figure 9 shows bit error rates (BERs). The BERs of the proposed 7TP and 7TN cells are almost the same. Hence, we will describe the comparison between 6T and 14T cells. All dots in the figures are derived from Monte Carlo simulation using HSPICE. The extrapolated line shows an approximated BER function, BER(VDD), as follows:
Bit Error Rates (BERs)
where f (x) is a probability density function and is assumed Fig. 9 Bit error rates (BERs): (a) read operation, (b) write operation, and (c) retention. In the legend, "6T"/"14T" signify the conventional/proposed memory cells. "N"/"P" mean that the additional transistors are nMOSes/pMOSes in the proposed memory cell. Note that the performance of 7T is almost same as 6T.
to be a normal distributed function. Hence, BER(VDD) is a cumulative distribution function. μ is a voltage below which a BER becomes 0.5 (i.e. random). μ can be obtained by the Monte Carlo simulation. σ is the fitting parameter. Figure 9 (a) illustrates a bit error rate in the read operation. The dependable mode works fine below 0.60 V with a BER of 10 −8 kept even in the worst-case condition (FS corner, 125
• C). The minimum operating voltage, which is defined as a voltage at which the BER is 10 −8 , and the BER itself are improved by 0.21 V and 1.9 × 10 −5 , compared with the 6T cell (and thus with the 7T normal mode). The dependable mode is the most reliable in the read operation since the β ratio can be doubled. The reason why the BER in the 14T high-speed mode is better than the conventional one is that, SNMs in a pair cells is averaged out by connecting the internal nodes. Figure 9 (b) is a BER in the write operation (worst-case condition: FS corner, −40
• C). The dependable mode is inappropriate because the conductance of the access transistor is not sufficient. Instead, in the write operation, the highspeed mode should be exploited. In the high-speed mode, the conductance of the access transistors is doubled, and variation is suppressed. Thereby, the write margin becomes larger. The proposed memory cell functions at 0.69 V with a BER of 10 −8 kept. The minimum operating voltage and BER are improved by 0.26 V and 5.5 × 10 −4 , compared with the normal mode.
The retention voltages are lowered by connecting the internal nodes, as illustrated in Fig. 9(c) . This is because a retention voltage in a memory cell is averaged out by the additional transistors. Figure 9 (c) abbreviates the BERs of retention voltages in the dependable modes, because the same results are obtained in the high-speed mode.
In the proposed dependable SRAM, we can select an appropriate mode, in terms of area overhead, speed or reliability. The proposed SRAM is also suitable to DVFS for low-power operation because it works in a low-VDD region. Figure 10 compares the standby leakage powers at the minimum operating voltages [12] . The 14TP cell lowers the leakage power by 22% per cell on the typical conditions. Although the subthreshold leakage is increased in the 14TP cell, the gate leakage is decreased by more than 50%. This indicates that, even if one bit is stored in a memory cell pair, the 14TP cell pair has a less leakage than one 6T cell in the typical condition. As well, the proposed memory cell mitigates the NBTI due to its low-voltage operation. 
Standby Leakage Current

Comparison with Other High-Reliability Methods
This subsection discusses the comparison with other highreliability methods: the error correction code (ECC) in Fig. 11(a) [13]- [15] and the multi-module redundancy (MMR) in Fig. 11 (b) [16] , [17] . Figure 12 illustrates the comparison of BERs among the conventional methods and proposed dependable mode, in the read operation. The 14TP cell achieves the best BER. The conventional methods have some drawbacks. The ECC induces more than 100% access time penalty due to an output critical path (syndrome generator, decoder, and error correct) [13] , whereas the proposed dependable mode has no speed penalty. Besides, the conventional methods consume extra power, because of the additional bits; The ECC has parity bits, and the MMR has redundant, bits.
Note that, the proposed 7T/14T memory cell can adopt the conventional methods. The combination of the proposed dependable mode and the conventional methods can realize higher dependability.
Design of 7T/14T Dependable Memory Cell without Half Selection Problem
The proposed SRAM possibly incurs the half-selection problem [18] . Two wordlines in a memory cell pair have to be activated in the write operation because the high-speed mode is the best for the write-in, which might cause unexpected flips in unselected memory cells. Figure 13 portrays the situation. Although only the selected pair needs to be written in, neighbors are half-selected. Unfortunately, the static noise margin in the half-selected pairs is as much as the high-speed mode, which is smaller than the dependable mode.
To solve this problem, we adopt a new array structure in Fig. 14(a) . We introduce a wordline pair: WLA and WLB. There is, however, no cell area overhead paid for the wordline pair since WLA and WLB can be laid out with the fourth metal layer (see Fig. 6(c) ; there is a room for an additional track: both WLA and WLB can be drawn on a memory cell). Figure 14(b) is the wordline mapping. When the hatched pair is selected, WLA[2(n + 1)] and WLA[2(n + 1)+1] have to be asserted. This memory cell array structure solves the half-select problem up to eight column blocks.
In the logical structure of the schematics in Figs. 14(a) and (b), we shift a memory cell pair in every other column blocks, and the pattern is like a checkerboard. However, we can align the memory cell pairs in the real layout as well as the general memory cell array, as illustrated in Fig. 14(c) . For this layout design, one extra wordline pair is required at the end: WLA[2(n + 2)] and WLB[2(n + 2)].
The decoder structure for the proposed memory cell array is shown in Fig. 15 (a) , as a block diagram. In the highspeed and dependable modes, X[0] is fixed to "H." In other words, the X address (row address) always becomes an odd number in these modes. The HSM (high-speed mode) signal is asserted, that is, HSM = "H" only in the high-speed mode. HSM becomes "L" in the normal and dependable modes. output(s) from the row decoder: one WL for the normal and dependable modes, and two WLs for high-speed mode. A BL pair are chosen by X [1] and the Y address (column address). Figure 16 is a micrograph of a dependable 64-kb SRAM test chip with the proposed memory cells whose additional transistors are pMOSes. The test chip was designed and fabricated in a 65-nm CMOS process technology. with the 7TP cell. The minimum operating voltage is much lower than the simulation in Fig. 9 , and thus does not match with the simulation. This is because the process corner of the test chip is not FS or SF, and the ambient is room tem- perature.
Measurement Results
The measured access time in the dependable mode is shown in Fig. 18 . As a cycle time, the designed SRAM achieves 40 MHz operation at a supply voltage of 0.36 V in the dependable mode.
The measured leakage powers at the minimum operating voltage are depicted in Fig. 19 . Although the leakage power in the 14TP cell is smaller than the 7TP in the simulation (see Fig. 10 ), the measure leakage power in the 14TP cell becomes adversely larger by 5%. It is supposed that the gate leakage becomes negligibly small in the measurement because the supply voltage is much smaller than the simulation.
As well as the leakage power, the operating powers on 
Conclusion
We designed a dependable SRAM with 7T/14T memory cells, which have three modes (normal mode, high-speed mode, and dependable mode) in a 65-nm process technology. The proposed SRAM can dynamically change its speed and dependability, based on the concept of "quality of a bit (QoB)." The area overheads are 26% and 11% in the cases where additional transistors are nMOSes and pMOSes, respectively. By running Monte Carlo simulation, we confirmed that the minimum voltages in read and write operations are improved by 0.21V and 0.26V, respectively, with a bit error rate of 10 −8 kept without speed and power overheads. We showed that our dependable SRAM is superior to the error correction code (ECC) and the multi module redundancy (MMR). In addition, we proposed the new memory cell array structure to avoid the half-selection problem. The 64-kb SRAM test chip fabricated in a 65-nm process technology demonstrated that the 14T cell achieves a better BER than the 7T cell. The proposed SRAM will open up new memory allocation in an LSI system. Users can change its performance, depending on reliability, speed, supply voltage (in particular, for dynamic voltage and frequency scaling: DVFS), standby power, and/or application.
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